Abstract-Sliding mode controllers for power converters usually employ hysteresis comparators to directly generate the power semiconductors switching states. This paper presents a new sliding mode modulator based on the direct implementation of the sliding mode stability condition, which for multilevel power converters shows advantages, as branch equalized switching frequencies and less distortion on the ac currents when operating near the rated converter power.
I. INTRODUCTION
he operation of electrical power lines at low power factor reduces the distribution capability causing phase lag and voltage drops. Inductive loads limit the regulation of the service voltage. Strategies to improve voltage regulation include tap changing transformers or the installation of shunt capacitor banks to compensate the current phase. The shunt capacitor solution often produces parallel resonance frequencies near the 5 th or 7 th harmonics, increasing voltage distortion. Moreover, these compensation schemes are unsuccessful for rapidly varying loads. Therefore, reactive power compensation systems are being proposed, based in two-level three-phase electronic power converters. This work proposes the use of Neutral Point Clamped (NPC) three-phase multilevel converters, suitable for voltages up to several kV as reactive power compensators. Closed loop control is accomplished using the instantaneous p-q theory [1,2, 3, 4] , together with sliding-mode for line current control and dc capacitor voltage balancing [4, 5, 6] . Usually sliding mode controllers for power converters [5, 6, 9] use hysteresis comparators to directly generate the power semiconductors switching states. For two-level converters a simple relay can define the semiconductors on or off states. However, multilevel converters such as the three-phase NPC multilevel type has 27 different output voltages (27 vectors) and needs multilevel hysteresis comparators [7, 8, 10] . These multilevel comparators define the switching states of the power semiconductors using look-up tables, but the switching frequencies tend to be different among legs and the overmodulation region prematurely appears in one ac current [4] . In this paper a new Sliding Mode stability based Multilevel modulator (SM 2 ) is described. This modulator is based on the sliding mode stability condition and therefore better implements the sliding mode control approach, specially in multilevel converters. The performance of this new sliding mode modulator is compared with a multilevel modulator based on hysteresis comparators, both methods being implemented in a digital signal processing system, together with the instantaneous p-q theory. This paper starts with Sliding Mode control applied to a three level converter leg (section II) where the SM 2 modulator is first introduced. The multilevel converter model is presented in section III and their Sliding Mode controllers for operation as a source of reactive power (leading or lagging power factor) are presented in section IV (dc capacitor voltage equalization is described in section IV-C). Simulation and experimental results are presented in order to highlight the system operation and to compare the two modulators performance, under various network conditions (section V and section VI).
II. SLIDING SURFACE, STABILITY CONDITION, SM

AND HYSTERISIS MODULATORS
The k leg model of a three-level converter (Fig. 1) can be obtained using the Kirchhoff voltage and current laws, and assuming a ternary variable γ k (t) to describe the k leg semiconductors states:
The converter model can be written as (2):
Where: The control goal considered here is defined by i 1 = i 1ref , being the control error:
. Since the state space model (2) is in controllability canonical form with respect to i 1 , it can be concluded that the converter ac current i 1 shows a strong relative degree of one [5] (as its first time derivative contains the control variables Γ 1k and Γ 2k ). Therefore, according to the strong relative degree of the output variable, and considering the feedback error as state variables, the sliding surface ensuring the robustness of the closed loop controlled system [6] , is:
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Sliding-mode exists if S(e i1 ,t)=0. To ensure that the system remains in sliding-mode operation the controller should also guarantee S
• (e i1 ,t)=0. These two conditions can only exist if an infinite switching frequency was viable. In a practical power converter, the switching frequency is upper-bound limited by the semiconductors switching losses. Thus, a small current error ε (ripple) will be present ( ). To be stable, the following sliding-mode stability condition must be ensured:
t)<0, and if S(e i1 ,t)<0 then S
• (e i1 ,t)>0. The power converter control should increase or decrease the output voltage levels to ensure the precedent conditions. Therefore, considering the current dynamics in the multilevel switching laws allowing small error (ripples) ε (ε→0) and
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These switching laws can be accomplished, considering that the capacitors voltages U C1 and U C2 are balanced being
. The output current vector dynamics is:
Using (7), the derivative of the switching surface is:
( )
Considering (5), the switching laws are (13) and (14):
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When condition (13) hold, the NPC converter controller must increase the level of the U mk voltage. Conversely, if the conditions (14) hold, the NPC converter controller must decrease that level. This is done increasing or decreasing the integer variable λ ∈{-1,0,1} and then selecting the corresponding U mk voltage. 
The Sliding Mode stability based Multilevel modulator (SM 2 ) modulator is obtained by implementing the switching laws (9) and (10), written as (15): 
Therefore, the sliding mode surface and its time derivative, implemented as a discrete time variation, are two level quantized and upon their values (obtained by half of their sum) the voltage level is increased (or decreased), until it reaches the maximum (or the minimum), Fig. 3 . Therefore, the output level is increased (or decreased) if the error and its derivative are both positive (or negative), with the upper limit 1 and lower limit -1. A ternary integer variable λ is obtained as a function of the error (e i ) and its variation with λ min = -1 and λ máx =+1, being λ ∈ {-1; 0; 1} that corresponds to the three levels. Current control results are in Fig. 2a) . The switching law to select one of three U mk voltages, from the switching law (9) and (10) or from (15) can also be approximately obtained using two two-level hysteretic comparators and summing their results (Fig. 4) . The stability condition required derivative sign is here estimated by the memory effect of the hysteresis comparators. Current control results using hysteresis comparators are in Fig. 2b ) being similar to Fig. 2a) . 
III. THR ERTER MODELING
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The three phase NPC multilevel converter (Fig. 5) model rdinates (123) can b rchhoff voltage and current laws, using three ternary variables γ k (t), given as (1) where k∈{1,2,3}, to describe the output of each converter leg. Using also (3) and (4) the three phase NPC converter model can be represent as (16). 
Where:
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The multilevel converter model in αβ0 coordinates (19) can be obtained applying the Concordia transformation (18). 
This state-space model will be used to control the line compensation currents obtained using the instantaneous p-q the ory [1,2,3,4]. Considering q T =q C +q L and p T =p C +p L where T represents the line, L the load and C represents the converter, we must have q C= q L and p C =0 to obtain the required reactive (q T =0, q C= q L ) and active powers. The compensation currents in coordinates
Considering voltages U C1 ≈U C2 ≈U dc /2, the application of the Concordia transformation to the U Sk voltages (Fig. 5) gives these voltages in the αβ plane. Being γ k given by (1), the converter presents 27 U α , U β combinations or vectors (Fig. 6 ). 
IV
The sliding-mode approach to enforce the compensation concluded that the converter ac currents also show a strong relative degree of one. Therefore, as in (7) . Then, the output current vector dynamics, in αβ coordinates, is:
Using (21), the derivatives of the switching surfaces are:
Therefore the switching laws are: This multilevel converter shows nine levels for the α component and five levels for β component. To select one out of 25 vectors (3 out of 27 are null vectors) two 5×5 tables (table I and table II) were created, with , λ β as inputs. Table I -Switching Table for 2  25  25  12  7  7  -1  24  13  13  6  8  0  19  18  14  5  9  1  4  20  17  17  2  2  21  21  16  3  3   Table  Switch  Table  ( 0  1  2   -2  25  25  12  7  7  -1  24  26  26  11  8  0  19  23  14  10  9  1  20  22  22  15  4  2  21  21  16  3  3 The re s, will be used to dc capacitor voltage equalization. T and capacitor volta equalization w be di IV-C.
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Using the prev sly d d S odu or, the integer va , one for each α and β component, are switching law (15). uired vative sign is also estimated by the memory effect of the dundant vectors, presented in these table able selection ge ill scussed in section TC LA ith iou erive M 2 m lat riables λ α , λ β ∈{-2,-1,0,1,2} are obtained as functions of the errors (e α and e β ) and their variations as shown in Fig. 3 , where λ min = -2 and λ max =+2. In three phase converters, two SM 2 modulators needed, each one implementing the
B. SWITCHING LAWS using FIVE-LEVEL HYSTERESIS COMPARATORS
The switching law to select one of the 25 vectors, from the switching law, (25) and (26) can also be approximately obtained for each α β component, summing the outputs of our two-level hysteretic comparators ( f deri Fig. 7) . The req hysteresis comparators. 
. DC link capacitor voltage equalization
The NPC multilevel converter two DC-link capacitor voltages (U C1 , U C2 ) must be balanced. The redundant vectors in tables I (2, 5, 6, 13, 17, 18) and II (10, 11, 15, 22, 23, 26) can provide an extra degree of freedom to allow dc capacitor voltage sliding mode to bala C2 , being one the str C equalization. These vectors are selected using nce the capacitors voltages. Defining e UC12 as the error e UC12 =U C1 -U ong relative degree of the capacitor voltage dynamics, the sliding-mode stability condition is (27). 1  1  1  1  3  3   2  2  2  1  1   2  2  2  2 d ddd
T erefore:
Considering C 1 =C 2 =C, the two capacitors midpoint current i n is a function of γ k : 0) ( ) ( )
Calculating the time first derivative of the control erro 
C Using (27) the sliding-mode stability condition for DC-link capacitor balancing of U C1 , U C2 is:
Therefore, the switching law from (32) is (33), shown in Fig. 9 using MATLAB/Simulink: 
V. SIMULATION RESULTS
The simulation results of shunt VAr compensator were obtained in the Simulink environment according to Fig. 10 . Fig. 11a and Fig. 11b shows the currents (coordinates 123) in converter phase 1 and phase 3, I C1 and I C3 with stability condition method. 
VI. EXPERIMENTAL RESULTS
A NPC multilevel inverter laboratory prototype (Fig. 12) , was built using 1200V, 50A IGBT Transistors (MG50Q2YS50), switching frequencies near 5 kHz, neutral KD56/16A), C 1 =C 2 =4.7mF and inductive load controlled using DSpace DSP 1104 ( Fig. 10 and Fig. 12) . ethods. The total harmonic distortion ( dulators is 1,9% and for hysteresis comparators is 13,3% because the current in phase 1 is distorted. Fig. 17 shows the DC link balanced capacitor voltages. VII. CONCLUSIONS This paper presented new SM 2 modulators to derive the NPC multilevel semiconductor switching state. Its performance as reactive power compensator is compared to a hysteresis comparators common approach. Using sliding-mode control techniques both methods are able to enforce the compensation currents generated by the multilevel converter. However, SM
